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Abstract—The Intel Xeon Phi manycore processor is designed
to provide high performance matrix computations of the type
often performed in data analysis. Common data analysis envi-
ronments include Matlab, GNU Octave, Julia, Python, and R.
Achieving optimal performance of matrix operations within data
analysis environments requires tuning the Xeon Phi OpenMP set-
tings, process pinning, and memory modes. This paper describes
matrix multiplication performance results for Matlab and GNU
Octave over a variety of combinations of process counts and
OpenMP threads and Xeon Phi memory modes. These results
indicate that using KMP_AFFINITY=granlarity=fine, taskset pin-
ning, and all2all cache memory mode allows both Matlab and
GNU Octave to achieve 66% of the practical peak performance
for process counts ranging from 1 to 64 and OpenMP threads
ranging from 1 to 64. These settings have resulted in generally
improved performance across a range of applications and has
enabled our Xeon Phi system to deliver significant results in a
number of real-world applications.
I. INTRODUCTION
The Intel Xeon Phi 72x0 (KNL - Knights Landing) pro-
cessor represents an important contribution in a long-line of
manycore processors [1]–[4] with high-core count (≥64), large
number of vector units (≥128), tiled physical layout, and high
speed memory combined with significant amounts of DRAM
[5], [6] (see Figures 1 and 2). The Xeon Phi is ideally suited
to applications that perform many vector operations. Matrix
multiplication is a common data analysis operation [7] that is
well-suited to the Xeon Phi processor. Mathematically matrix-
matrix multiplication is denoted
C= AB
where A is a N×L matrix, B is a L×M matrix, and C is a
M×N matrix.
Increasingly, data analysis is performed in high-level pro-
gramming environments that include Matlab, GNU Octave,
Julia, Python, and R. These environments allow a programmer
to invoke the full power of a processor such as the Xeon Phi
with simple, intuitive syntax
C= A∗B
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Fig. 1. Xeon Phi 36 tile layout from [5]. Xeon Phi processors ship with
different numbers of tile enabled: 36 tile (Xeon Phi 7250), 34 tile (Xeon Phi
7230), and 32 tile (Xeon Phi 7210 - this paper).
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Fig. 2. Xeon Phi tile structure from [5]. Each tile has two cores. Each core has
two virtual processors, two AVX512 vector math units, and four hyperthreads.
While the above code makes matrix multiplication easy to
invoke, there are significant additional tuning and configura-
tion steps necessary to allow such an operation to achieve
maximum performance [8]–[14]. These steps are often outside
the domain of expertise of data analysis programmers and
best provided by systems operators. The Lincoln Laboratory
Supercomputing Center (LLSC) operates a 648-node Xeon Phi
supercomputer. Our focus is on interactive high performance
environments so this work explores the steps necessary to al-
low these environments (Matlab and GNU Octave specifically)
to achieve maximum performance on matrix multiplication as
invoked by the above Matlab/Octave code syntax.
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Our prior work has focused on the interactive launch of
thousands of data analysis environments across hundreds of
nodes [15]–[19]. This paper focuses on the various methods
we used to get maximum single node Xeon Phi performance.
In particular with respect to OpenMP parameters, process
pinning, and memory settings. We have found these settings
have resulted in generally improved performance across a
range of applications and has enabled our Xeon Phi system
to deliver significant results that have enabled a number of
real-world applications in health sciences [20], hurricane relief
[21], astronomy [22], and cybersecurity [23]. The rest of the
paper is organized as follow. First, the effective OpenMP
parameters for Matlab and GNU Octave are given. Second,
the method for pinning processes to cores is presented. Third,
the Xeon Phi memory modes are described. Finally, the
integrated overall performance measurements are presented for
the different memory modes.
II. OPENMP
OpenMP (www.openmp.org) is an application programming
interface that supports multi-platform shared memory multi-
processing programming in C, C++, and Fortran. OpenMP is
an important tool used in many math libraries to exploit mul-
tiple cores on a shared memory compute node. The maximum
parallelism that OpenMP will seek to exploit is often set via
the environment variable OMP_NUM_THREADS.
To allow a user to readily control the number of nodes,
processes, and OpenMP threads their parallel Matlab/Octave
program uses, the LLSC system uses our pMatlab [24] many-
core launch infrastructure and its simple interactive parallel
launch syntax
pRUN('MyCode',[Nnode Nproc Nthread],'system')
In the above syntax Nnode is the number of compute nodes
that the user desires to run on, Nproc is the number of
processes (distinct Matlab/Octave instances) per node, and
Nthread sets the value of OMP_NUM_THREADS. In this paper,
the focus is on single node performance (Nnode=1) and the
number processes and OpenMP threads used for any given
computation will be denoted Nproc×Nthread. For a 64 core
Xeon Phi, the standard configurations will be 1×64, 2×32,
4×16, 8×8, 16×4, 32×2, and 64×1. If an application can
take advantage of more OpenMP threads than cores, that can
easily be set. For example, 8×32 would have 8 processes
each allocating 32 OpenMP threads, nominally consuming 256
cores. Likewise, for applications where fewer OpenMP threads
are optimal, that can also be specified. For example, 8×2
would have 8 processes each allocating 2 OpenMP threads.
In general the pMatlab manycore syntax makes it very easy
to experiment with different combinations of processes and
OpenMP threads to find the best performance. GNU Octave
uses the OMP_NUM_THREADS environment variable directly.
For Matlab, additional code is run automatically in a pMatlab
launch to align Matlab with OMP_NUM_THREADS
—————————-
Nomp = str2num(getenv('OMP_NUM_THREADS'))
if (Nomp > 1)
maxNumCompThreads(Nomp)
end
—————————-
There are a variety of patterns that can be used to map
OpenMP threads to processor cores. The KMP_AFFINITY
environment variable in the Intel compilers can be used to set
these patterns [25]. For nodes that support hyperthreading, the
granularity modifier specifies whether to pin OpenMP threads
to physical cores (granularity=core) or logical cores (granu-
larity=fine). Using granularity=thread enables distribution of
OpenMP threads in a compact and or scatter fashion [26].
For this work
KMP_AFFINITY = granularity = fine
was used as it prevented Matlab/Octave from over-allocating
OpenMP threads to the same processor core as determined by
monitoring the compute node with the Linux htop command
during execution.
III. PROCESS PINNING
The Xeon Phi processor employs a memory hierarchy
whereby certain tiles, cores, and hyperthreads share different
levels of memory. It can be advantageous to launch processes
on the Xeon Phi with an awareness of this memory hierarchy
so the underlying OpenMP threads can exploit preferential
data locality. In particular, it is good to avoid having OpenMP
threads execute on cores that are far away from the data they
require to operate. The Linux operating system provides a
number of tools for pinning processes to specific logical cores.
This work relies on the taskset –cpu-list command to launch
Matlab/Octave instances that are pinned to specific logical
cores.
The Xeon Phi presents itself to the Linux operating system
as 256 cpus (one cpu for each hyperthread). The cpus p, p+64,
p+128, and p+192 will be on the same physical processor.
Likewise, if p is even, then cpu p+1 will be on the same
physical tile. The mapping of four Matlab/Octave instances to
the logical core structure of a 32 tile, 64 core, 256 hyperthread
Xeon Phi is illustrated in Figure 3. This binding maximizes
data locality of the underlying OpenMP threads.
IV. MEMORY MODES
Our Xeon Phi processors have two-level memory hierarchy
consisting 16 Gigabytes of faster near memory (MCDRAM)
and 192 Gigabytes of slower far memory (DRAM) [27], [28].
The Xeon Phi has a variety of settings for managing its
memory. These settings are generally set at compute node boot
time.
The faster and smaller near memory has three modes: flat,
cache, and hybrid. In flat mode both near and far memory
form a single address space. In cache mode the near memory
acts as another layer of cache for the far memory. In hybrid
mode, half of the fast memory is flat and half is treated as
cache.
0 64 1 65 2 66 3 67 4 68 5 69 6 70 7 71
128 192 129 193 130 194 131 195 132 196 133 197 134 198 135 199
8 72 9 73 10 74 11 75 12 76 13 77 14 78 15 79
136 200 137 201 138 202 139 203 140 204 141 205 142 206 143 207
16 80 17 81 18 82 19 83 20 84 21 85 22 86 23 87
144 208 145 209 146 210 147 211 148 212 149 213 150 214 151 215
24 88 25 89 26 90 27 91 28 92 29 93 30 94 31 95
152 216 153 217 154 218 155 219 156 220 157 221 158 222 159 223
32 96 33 97 34 98 35 99 36 100 37 101 38 102 39 103
160 224 161 225 162 226 163 227 164 228 165 229 166 230 167 231
40 104 41 105 42 106 43 107 44 108 45 109 46 110 47 111
168 232 169 233 170 234 171 235 172 236 173 237 174 238 175 239
48 112 49 113 50 114 51 115 52 116 53 117 54 118 55 119
176 240 177 241 178 242 179 243 180 244 181 245 182 246 183 247
56 120 57 121 58 122 59 123 60 124 61 125 62 126 63 127
184 248 185 249 186 250 187 251 188 252 189 253 190 254 191 255
Fig. 3. Taskset binding of four Matlab/Octave instances (denoted by yellow, blue, green, and white) to the logical core structure of a 32 tile, 64 core, 256
hyperthread Xeon Phi. This binding maximizes data locality of the underlying OpenMP threads.
The memory can also be divided into different NUMA (non-
uniform memory access) domains
all2all cache line addresses are uniformly hashed across the
entire memory
hemisphere cache line addresses are separately hashed into
two memory domains
quadrant cache line addresses are separately hashed into
four memory domains
snc-2 sub-NUMA clustering 2 is similar to hemisphere
while also exposing each domain for NUMA aware
software to exploit
snc-4 sub-NUMA clustering 4 is similar to quadrant while
also exposing each domain for NUMA aware soft-
ware to exploit
Combined, these combinations of memory modes form 15
distinct configurations
• all2all-cache, all2all-flat, all2all-hybrid
• hemisphere-cache, hemisphere-flat, hemisphere-hybrid
• quadrant-cache, quadrant-flat, quadrant-hybrid
• snc-2-cache, snc-2-flat, snc-2-hybrid
• snc-4-cache, snc-4-flat, snc-4-hybrid
V. PERFORMANCE
For any particular application, different memory config-
urations could provide different performance benefits. The
Xeon Phi is designed for vector operations of the type found
in matrix-matrix multiply. Selecting a configuration that is
optimal for this operation provides a good foundation for
allowing the Xeon Phi to deliver what it was designed to do.
To determine this configuration, 15 Xeon Phi nodes were set in
each memory configuration and the Matlab and Octave matrix-
matrix multiply performance was measured for various values
of Nproc and Nthread.
The performance benchmark consisted of each Mat-
lab/Octave instance creating two N×N matrices A and B of
random double precision values and multiplying these to form
another N×N matrix C. The total number of bytes required
for this operation is 3×8×N×N bytes. For these experiments
the matrix size N was chosen to be 48000/
√
Nproc so that
the total memory used was the same for all configurations
(55 Gigabytes). The performance results for Matlab version
2018a are shown in Figure 4. The performance results for
GNU Octave version 4.4 are shown in Figure 5. Both Matlab
and GNU Octave show similar performance across all memory
modes and the performance of the two best modes are (all2all-
cache and quadrant-cache) are significantly better than the
default mode (all2all-flat). Based on these data, the LLSC Xeon
Phi system selected all2all-cache as its default memory mode.
The Xeon Phi 7210 has 128 AVX512 units each capable of
performing 16 multiply-accumulate operations per clock cycle.
The AVX512 clock cycle in the Xeon Phi 7210 is 1.1 GHz
which means that the practical peak performance is 128×16
(flop) ×1.1 GHz = 2252 Gigaflops. Figures 4 and 5 show that
a performance of 1500 Gigaflops is consistently achievable,
which is 66% of the practical peak performance of Xeon Phi.
VI. SUMMARY
The Intel Xeon Phi manycore processor is designed to pro-
vide high performance matrix computations of the type often
performed in data analysis environments such as Matlab, GNU
Octave, Julia, Python, and R. Optimizing the performance of
matrix operations within these data analysis environments re-
quires tuning Xeon Phi OpenMP settings, process pinning, and
memory modes. This paper measured matrix-matrix multipli-
cation performance for Matlab and GNU Octave for different
combinations of process counts and OpenMP threads covering
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Fig. 4. [top] Matlab (48000/
√
Nproc)×(48000/√Nproc) matrix-matrix multiply Gigaflops and relative performance on all memory modes. [bottom] Gigaflops
and relative performance of best performing modes (all2all-cache and quadrant-cache) along with the system default (all2all-flat).
all Xeon Phi memory modes. These measurements indicate
that using KMP_AFFINITY=granlarity=fine, taskset pinning,
and all2all cache memory mode allows both Matlab and GNU
Octave to achieve 66% of the practical peak performance of
the Xeon Phi. Using these settings have provided improved
performance across a range of applications and has enabled
our Xeon Phi system to deliver impactful results on a number
of real-world applications in health sciences [20], hurricane
relief [21], astronomy [22], and cybersecurity [23].
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